

## LOGIC EMBEDDED-MEMORY INTEGRATED CIRCUITS

Inventors: Syun-Ming Jang  
7F, No. 83, Kwung-Hua N. St.  
Kwung-Hua Li  
Hsin-Chu, Taiwan 300, R.O.C..  
Citizenship: Taiwan, R.O.C.

Horng-Huei Tseng  
2F, No.18-1, Lane 281  
Zhong-Yung Rd.  
Hsin-Chu, Taiwan 300, R.O.C.  
Citizenship: Taiwan, R.O.C.

Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.  
No. 8, Li-Hsin Rd. 6, Science-Based Industrial Park  
Hsin-Chu, Taiwan 300-77, R.O.C.

HAYNES AND BOONE, LLP  
901 Main Street, Suite 3100  
Dallas, Texas 75202-3789  
(214) 651-5000  
(214) 200-0853 - Fax  
Attorney Docket No. 24061.231  
Client Reference No. TSMC2003-1383  
Document No.: R-72355.1

EXPRESS MAIL NO.: EV 333440887 US

DATE OF DEPOSIT: April 16, 2004

This paper and fee are being deposited with the U.S. Postal Service Express Mail Post Office to Addressee service under 37 CFR §1.10 on the date indicated above and is addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450

Bonnie Boyle

Name of person mailing paper and fee

Bonnie Boyle

Signature of person mailing paper and fee

## LOGIC EMBEDDED-MEMORY INTEGRATED CIRCUITS

### BACKGROUND

[0001] The present disclosure relates to the manufacturing of semiconductor devices, and particularly to a system and method of forming logic embedded-memory integrated circuits.

[0002] An integrated circuit (IC) is formed by creating one or more devices (e.g., circuit components) on a semiconductor substrate using fabrication processes. Since semiconductor devices were first introduced several decades ago and with the advancement of fabrication processes and materials, semiconductor device sizes have continued to decrease. For example, current fabrication processes are producing devices with geometry sizes (e.g., the smallest component (or line) that may be created using the process) of less than 0.09  $\mu\text{m}$ . However, the reduction of semiconductor device sizes frequently introduces new challenges to semiconductor manufacturers.

[0003] In one example, as semiconductor devices are scaled below 0.09  $\mu\text{m}$ , ultra thin  $\text{SiO}_2$  gate oxide dielectric films that form portions of the devices may exhibit undesirable current leakage. For a logic embedded memory device, logic device areas are especially prone to such current leakage.

[0004] Accordingly, it is desirable to provide improved integrated circuits that alleviate such current leakage while meeting the requirements of operating voltages for logic and memory devices.

## **BRIEF DESCRIPTION OF THE DRAWINGS**

[0005] Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is emphasized that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

[0006] Fig. 1 illustrates a cross-sectional view of a partial integrated circuit that includes both memory and logic devices according to one embodiment of the present disclosure.

[0007] Fig. 2 illustrates a cross-sectional view of a partial integrated circuit that includes both memory and logic devices with different gate materials according to one embodiment of the present disclosure.

[0008] Fig. 3 illustrates a method for fabricating the circuit of Fig. 2 according to one embodiment of the present disclosure.

## **DETAILED DESCRIPTION**

[0009] The present disclosure relates generally to the manufacturing of semiconductor devices, and particularly to a system and method of forming logic embedded-memory integrated circuits.

[0010] It is to be understood that the following disclosure provides many different embodiments, or examples, for implementing different features of the disclosure. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed. Moreover, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed interposing the first and second features, such that the first and second features may not be in direct contact.

**[0011]** In order to minimize current leakage while maintaining high drive current, suitable equivalent oxide thickness (EOT) may be achieved by utilizing films with higher dielectric constants ( $k$ ). EOT is a thickness value designated for comparing the performance of non-silicon oxide ( $\text{SiO}_2$ ) gate dielectrics with the performance of silicon dioxide ( $\text{SiO}_2$ ) gate dielectrics. For example, EOT may represent the thickness of silicon dioxide ( $\text{SiO}_2$ ) gate oxide required to obtain the same gate capacitance as that of an alternative dielectric layer with a different dielectric constant  $k$ . Accordingly, one method for reducing current leakage is by adopting a high- $k$  dielectric film (i.e., a film having a dielectric constant  $k$  that is greater than that of silicon oxide) for the gate dielectric of a logic device.

**[0012]** Referring now to Fig. 1, shown therein is a cross-sectional view of a partial semiconductor device 100 that includes both memory and logic devices. In this embodiment, the semiconductor device 100 may comprise one or more memory regions 110 and logic regions 120. The memory regions 110, which are designated "M", may represent a dynamic random access memory (DRAM) (including but not limited to stack-type DRAM and trench-type DRAM), static random access memory (SRAM), non-volatile memory, flash memory, and/or other memory devices. The logic regions 120, which are designated "L", may represent a metal-oxide semiconductor field-effect transistor (MOSFET) and/or other logic devices. In one example, the MOSFET may have a channel in  $\langle 100 \rangle$  crystalline direction to further enhance device and circuit performance. In another example, at least one of the logic devices may have an electrically conductive gate electrode that includes metal, metal nitride, metal alloy, a metal compound, combinations thereof, and/or other materials.

**[0013]** The formation of the semiconductor device 100 may commence with a substrate 102. The substrate 102 may comprise silicon, silicon-on-insulator (SOI), silicon with defective crystalline and/or diamond or other suitable materials. The substrate 102 may be n-type doped or p-type doped, and is n-type doped in the present example for purposes of illustration. The substrate 102 may be provided with one or more isolation features (not shown). The isolation features may comprise local oxidation of silicon (LOCOS) structures and/or shallow trench isolation (STI) structures that are formed in the substrate 102 to electrically isolate device areas.

**[0014]** In this example, well regions 104 may be formed in the substrate 102 by ion implantation (although use of a p-type doped substrate may negate the need for a well region).

For example, each of the well regions 104 may be formed by growing a sacrificial oxide layer on the substrate 102, opening a pattern for the location of the well, and then using a chained-implantation procedure. It is understood that the substrate 102 may have a p-type doped well, n-type doped well, and/or a combination thereof. While not being limited to any particular dopant type or scheme, in one embodiment, the well regions 104 may employ boron as a p-type dopant and deuterium-boron complexes for a n-type dopant. The deuterium-boron complexes may be formed by plasma treatment of boron-doped diamond layers with a deuterium plasma.

**[0015]** In one embodiment, the well regions 104 may be formed by a high density plasma source with a carbon-to-deuterium ratio ranging between about 0.1 percent and about 5 percent in a vacuum process ambient. Boron doping may be provided by the mixing of a boron containing gas with a carbon/hydrogen gas. The boron containing gas may include  $B_2H_6$ ,  $B_2D_6$ , and/or other boron containing gases. The concentration of boron doping may depend upon the amount of boron containing gas that may be leaked or added into the process. The process ambient pressure may range between about 0.1 mTorr and about 500 Torr. The substrate 102 may be held at a temperature ranging between about 150° C and about 1100° C. High density plasma may be produced by a microwave electron cyclotron resonance (ECR) plasma, a helicon plasma, an inductively coupled plasma, and/or other high density plasma sources. For example, the ECR plasma may utilize microwave powers ranging between about 800 Watts and about 2500 Watts.

**[0016]** As described above, the well regions 104 may also comprise n-type deuterium-boron complex regions of the substrate 102, which may be formed by treating the above-described boron-doped regions employing a deuterium plasma. For example, selected areas of the substrate 102 may be covered by photoresist or another type of mask, so that exposed boron-doped regions may be treated with the deuterium containing plasma. The deuterium ions may provide termination of dangling bonds, thereby transmuting the p-type boron-doped regions into n-type deuterium-boron complex regions. Alternatively, deuterium may be replaced with tritium, hydrogen and/or other hydrogen containing gases. The concentration of the n-type regions may generally be controlled by a direct current (DC) or a radio frequency (RF) bias of the substrate 102. The above-described processes may also be employed to form lightly-doped

source/drain regions in the substrate 102. Of course, other conventional and/or future-developed processes may also or alternatively be employed to form the source/drain regions.

[0017] In furtherance of the example, an insulating layer 106 may be deposited or formed over the substrate 102. The insulating layer 106 may comprise a variety of different materials, including but not limited to, silicon dioxide( $\text{SiO}_2$ ), silicon nitride( $\text{SiN}$ ), silicon oxynitride( $\text{SiON}$ ),  $\text{SiC}$ ,  $\text{CN}$ , and  $\text{SiOC}$ . The insulating layer 106 may be used as part of a MOS gate dielectric. Formation of the insulating layer 106 may include thermal oxidizing silicon substrate 102 to form thermal silicon oxide then nitridizing said thermal silicon oxide in nitrogen ambient to form silicon oxynitride..

[0018] Referring now to Fig. 2, shown therein is a cross-sectional view of a partial semiconductor device 200 that includes different gate materials for memory and logic devices. In this embodiment, a gate dielectric 206 may be deposited in the logic regions L on or over the insulating layer 106 and/or the substrate 102. The gate dielectric 206 may comprise a high-k dielectric material, such as hafnium silicon( $\text{HfSi}_x$ ), hafnium oxide( $\text{HfO}_x$ ), hafnium silicon oxide( $\text{HfSiO}_x$ ), hafnium silicon oxynitride( $\text{HfSi}_x\text{ON}_y$ ), hafnium silicon nitride( $\text{HfSi}_x\text{N}_y$ ), hafnium aluminum oxide( $\text{HfAlO}_x$ ), aluminum oxide, titanium oxide, strontium titanium oxide, tantalum pentoxide( $\text{Ta}_2\text{O}_5$ ), zirconium oxide( $\text{ZrO}_2$ ), zirconium silicon oxide, barium strontium titanate, lead-lanthanum-zirconium-titanate, and/or other suitable materials. The gate dielectric 206 may be formed by atomic layer deposition (ALD), sputtering, low pressure chemical vapor deposition (LPCVD), plasma enhanced chemical vapor deposition (PECVD), evaporation, and/or other methods. Generally, the k of the gate dielectric 206 may be at least 20. Also, the gate dielectric 206 may have a thickness of less than approximately 50 Angstroms. However, other k figures and thicknesses are also contemplated for the gate dielectric 206. In one example, gate dielectric materials, such as hafnium oxide, may be blanket deposited on or over the insulating layer 106 to form the gate dielectric 206. In another example, gate dielectric materials may be selectively deposited. In a third example, it may be desirable to blanket deposit some materials, such as hafnium oxide, in some fabrication processes, while selectively depositing the same materials in other processes.

[0019] In furtherance of the example, the gate dielectric 206 may be formed by ALD, which may provide good step coverage (even on large areas), and a dense and pinhole free structure.

ALD may be particularly useful for the deposition of metals and metal oxides in high packing density and/or high aspect ratio applications that include relatively demanding thin film requirements. In ALD, films grow with a relatively constant growth rate, and each deposition cycle ideally produces one molecular layer of the deposited material on the substrate surface. However, in reality, the growth rate is below one molecular layer per cycle because the absorbed source chemical molecules may be bulky or the substrate temperature may affect the number of active sites (e.g., -OH groups) on the substrate surface. Metal oxide thin films produced by ALD are generally uniform and have desirable adhesion properties that allow them to become firmly bonded to the substrate surface.

[0020] In this example, the ALD of a high-k material, such as  $\text{HfO}_2$ , may be achieved by co-reacting a precursor in the presence of a gas, and then purging the precursor using the same gas. For  $\text{HfO}_2$ , ALD may utilize a precursor of Hf, such as  $\text{HfCl}_4$ , or other organometallic Hf sources having a variety of ligands attached to the Hf atom. For example, appropriate precursors may include  $\text{HfCl}_4$  or  $\text{Hf}(\text{OR})_4$ , wherein R is an alkyl such as  $\text{CH}(\text{CH}_3)_2$ ;  $\text{Hf}(\text{tmdh})_4$ , wherein tmdh = 2,2,6,6-tetramethyl-3,5-heptanedionato;  $\text{Hf}(\text{tfac})_4$ , wherein tfac = trifluoroacetylacetonate; or  $\text{Hf}(\text{NO}_3)_4$ . Similar precursors may be used for the ALD of other high-k materials, such as  $\text{ZrO}_2$ . Because carbon containing hafnium precursors may result in excess carbon and fluorine incorporation in the metal oxide film,  $\text{HfCl}_4$  may be a desirable choice, as it may result in limited residual chlorine incorporation.  $\text{HfCl}_4$  may also be a desirable metal oxide precursor, because it may be sublimated by injection and vaporization into the process reactor.

[0021] In furtherance of the example,  $\text{H}_2\text{O}$  vapor may be selected as an oxygen source for the  $\text{HfO}_2$ . In the present example, a  $\text{HfO}_2$  deposition process may be accomplished at a temperature ranging between about 200° C and about 400° C, or about 300° C, with a deposited film thickness ranging between about 3 Angstroms and about 75 Angstroms, or about 35 Angstroms. The ALD process may be performed in cycles with a series of  $\text{HfO}_2$  monolayers formed during each cycle, until the desired film thickness is achieved for the gate dielectric 206. It is contemplated that other temperatures and thicknesses are also contemplated by the present disclosure.

[0022] Referring again to Fig. 2, shown therein on the left side is a cross-sectional view of partial memory device regions 110. In this embodiment, a gate dielectric 204 may be deposited

over or on the insulating layer 106 and/or the substrate 102. The gate dielectric 204 may comprise silicon oxide, silicon nitride, silicon oxynitride, or other suitable non-high-k materials that provide adequate electrical device performance based upon application-specific requirements. The gate dielectric 204 may be formed by thermal oxidation of substrate 102, ALD, CVD, , RTP or other processes. In one example, the gate dielectric 204 may comprises a material with k of less than 8, and its thickness may be less than about 15 Angstroms. However, other k values and thicknesses are also contemplated. It will be understood that that the formation of the gate dielectric 204 are known in the art, and will not be further described here.

**[0023]** Since forming logic device gate(s) and memory device gate(s) in the logic regions and memory regions 120 and 110, respectively, are known in the art, they will not be further described herein. In one example, a gate electrode (not shown) of a logic or memory device may comprise metal silicide, polysilicon, metal, metal nitride, metal alloy, metal compound, or other suitable materials. In another example, the width of the gate electrode of a logic or memory device may be less than about 2500 Angstroms. However, other widths are also contemplated. Since subsequent steps of forming a complete logic embedded-memory device are known in the art, they will not be further described herein.

**[0024]** It is contemplated that many variations of the above embodiments are also anticipated. In one example, instead of utilizing high-k materials for the gate dielectric of logic devices and non-high-k materials for the gate dielectric of memory devices, high-k materials may be utilized for the gate dielectric of memory devices, while non-high-k materials may be utilized for the gate dielectric of logic devices. In a second example, high-k materials may be used for the gate dielectric of selected logic devices, while non-high-k materials may be used for the gate dielectric of selected memory devices. In a third example, non-high-k materials may be used for the gate dielectric of selected logic devices, while high-k materials may be used for the gate dielectric of selected memory devices.

**[0025]** Referring now to Fig. 3, an exemplary method 300 illustrates one process by which a portion of the semiconductor device 200 of Fig. 2 may be fabricated. In step 302, a high-k dielectric and a non-high-k dielectric (relative to the high-k dielectric) may be selected. In step 304, the high-k dielectric may be deposited onto or above a logic region of the semiconductor device 200, such as the logic region 120 of Fig. 2. In step 306, the non-high-k dielectric may be



deposited onto or above a memory region of the semiconductor device 200, such as the memory region 110 of Fig. 2. Accordingly, materials with different k values may be applied to different regions of the semiconductor device 200. It is understood that the method 300 represents one example, and that the method 300 may be modified. For example, various steps of the method 30 may be performed in a different order, the high-k dielectric may be applied to the memory region while the non-high-k dielectric may be applied to the logic region, and/or other changes may be made.

**[0026]** Although only a few exemplary embodiments of this disclosure have been described in detail above, those skilled in the art will readily appreciate that many modifications are possible in the exemplary embodiments without materially departing from the novel teachings and advantages of this disclosure. Also, features illustrated and discussed above with respect to some embodiments can be combined with features illustrated and discussed above with respect to other embodiments. Accordingly, all such modifications are intended to be included within the scope of this disclosure.